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We propose a remarkably simple electronic refrigerator based on the Coulomb barrier for single-
electron tunneling. A fully normal single-electron transistor is voltage V biased at a gate position
such that tunneling through one of the junctions costs an energy of about kBT  eV,EC , where
T is the temperature and EC is the transistor charging energy. The tunneling in the junction with
positive energy cost cools both the electrodes attached to it. Immediate practical realizations of
such a refrigerator make use of Andreev mirrors which suppress heat current while maintaining full
electric contact.
Thermal transport properties of nanocircuits are re-
ceiving increased attention [1, 2]. Overheating due to
dissipative currents is a concern for applications with ei-
ther dense architecture or when operating in a regime
where thermal relaxation becomes weak, for instance at
low temperatures. Active cooling below the bath tem-
perature is one of the available strategies against over-
heating, and can be achieved directly by electric means
on a chip. The practical realizations employ energy-
selective transport either with the help of a supercon-
ducting gap [1, 3–5] or via a discrete level in a quantum
dot [6–8]. Here we present a basic, till now overlooked
alternative method based on the mere Coulomb gap in a
simple single-electron transistor with metallic electrodes
[9, 10]. The overall dissipation of a biased normal single-
electron transistor is naturally positive, but due to the
Coulomb gap we can find regimes where one of the junc-
tions cools the lead and the island whereas the other one
is dissipative. This provides an interesting possibility for
realizing a Coulomb blockade enabled refrigerator (”SET
cooler”), if the charge and energy degrees of the single-
electron transistor can be controlled independently, e.g.,
if the transistor island can be split by a superconduct-
ing inclusion in two halves thermally while maintaining
its electric unity. Although operation of such a cooler
is based on electrostatic energy gap for electron trans-
port similarly to the superconducting gap and quantum
dot coolers, which also use the energy gaps, the nature of
the electrostatic gap makes the SET cooler different from
them in one important respect. While those coolers can
be viewed in some respects as Peltier-effect refrigerators
(see, e.g., [11]) in which only one electrode of the tunnel
junction is cooling down while the other one is heating,
the removed heat in the SET cooler is split equally be-
tween the two electrodes of the cooling junction. An
attractive feature of the SET cooler is the possibility to
adjust the gap by gate voltage to optimize the operation
at a given temperature. We discuss the performance of
the refrigerator in detail and potential ways to realize it
in practice. It turns out that the SET cooler is most
suitable for very low temperatures, where the standard
superconducting gap based electronic coolers become in-
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FIG. 1: The single-electron transistor as a cooler. In (a) the
basic structure is shown with bias voltage V , tunnel junctions
with capacitances Ci and resistances RTi, and gate at volt-
age Vg and capacitance Cg. In the text we mostly assume the
structure to be symmetric with RTi = RT and Ci = C for
both junctions. In (b) we demonstrate the biasing for opti-
mum cooler operation in the two-state approximation, where
the energy cost to tunnel through the first (cooling) junction
is 2kBT , and −(eV + 2kBT ) through the second one.
efficient [1, 2].
Figure 1 shows the basic scheme, where a standard sin-
gle electron transistor is biased at voltage V , and its gate
position is ng ≡ −CgVg/e, where Cg and Vg are the gate
capacitance and voltage, respectively. We analyze the en-
ergetics of the single-electron transistor, giving basic an-
alytic results in the low temperature regime kBT  EC ,
where only two charge states n = 0 and n = 1, are possi-
ble. For optimal operation in this regime, the gate volt-
age is adjusted to a value where the in-tunneling elec-
tron experiences a barrier ∼ kBT  eV , where T is
the temperature of the electrodes, and the out-tunneling
electron experiences an energy gain ∼ eV . Under these
conditions the electrodes attached to the junction of the
former tunneling event experience cooling and those to
the latter one heat up. We consider arbitrary gate po-
sitions within 0 < ng < 1. Due to simple symmetries,
the roles of the two junctions are interchanged when op-
erating the single-electron transistor at the gate position
1− ng instead of ng.
We write first the equations governing the charge
and energy dynamics of the single-electron transistor,
but here limiting to equal temperatures in all elec-
trodes. The rates of single-electron tunneling into (+)
or out (−) of the island through junction k = 1 or
k = 2 in the charge state n are given by Γ±k (n) =
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2(e2RT )
−1∆E±k (n)/(e
β∆E±k (n) − 1), where RT is the tun-
nel resistance of the junctions that is for the moment
assumed to be the same for the two junctions, RT1 =
RT2 = RT , and ∆E
±
k (n) = ±(−1)keV/2 ± 2EC(n −
ng ± 1/2) are the energy costs for the various processes.
EC = e
2/2CΣ is the magnitude of the charging energy,
and the common temperature is given by T = (kBβ)
−1.
Here, CΣ = 2C+Cg is the total capacitance of the struc-
ture, and C is the capacitance of one junction (again
assuming a symmetric structure). The corresponding oc-
cupation probabilities p(n) obey the steady-state result
[Γ+1 (n− 1) + Γ+2 (n− 1)]p(n− 1) = [Γ−1 (n) + Γ−2 (n)]p(n)
normalized by
∑∞
−∞ p(n) = 1.
The heat currents corresponding to the various pro-
cesses can be written as
Q˙±k (n) = ∓
1
e2RT
∫
dE E fL,k(±E+∆E±k (n))[1−fI(±E)]
(1)
for the partial cooling power by the tunneling into
(+) and out from (−) the island. Here, fI/L,k(E)
are the energy distributions (typically Fermi distribu-
tions) of the island I and the leads L, k, respectively.
The total heat current out from the island (= cooling
power) through each junction is then given by Q˙k =∑∞
n=−∞ p(n)[Q˙
−
k (n) + Q˙
+
k (n)]. This is also the cooling
power for the corresponding lead attached to junction k:
as one can see from Eq. (1), the heat extracted from or
released into the junction electrodes in a tunneling pro-
cess is the same for both electrodes of the junction. For
Fermi distributions, assuming again all temperatures to
be the same, Eq. (1) can be integrated analytically with
the result
Q˙±k (n) =
1
2e2RT
[∆E±k (n)]
2
eβ∆E
±
k (n) − 1
. (2)
Next we focus on the two state regime at low tem-
peratures, kBT  EC in the gate interval 0 < ng < 1.
Furthermore, we assume that the bias voltage is large
enough, eV  kBT , such that all tunneling occurs in
the ”forward” direction. Then we need to consider only
two single-electron processes, + for n = 0 → 1 and
− for n = 1 → 0 transition, respectively, with energy
costs ∆E± = − eV2 ± 2EC( 12 − ng), and occupations
p(1) = 1 − p(0) = Γ+/(Γ+ + Γ−). Within this two-
state approximation, we notice that based on Eq. (2),
remembering that kBT  EC , the cooling power of the
first junction obtains the maximum value when the bar-
rier has the magnitude ∆E+ ' 2kBT indicated in Fig.
1. The cooling power of one side of the optimally biased
junction is then given approximately by
Q˙opt ' 0.31(kBT )
2
e2RT
, (3)
The gate position for maximum cooling is given by
noptg − 1/2 = ∓(
kBT
EC
+
1
4
eV
EC
). (4)
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FIG. 2: The normalized cooling power of each side of
junction 1, Q˙1/[(kBT )
2/(e2RT )] (black), and the normal-
ized total cooling power on the island by the two junc-
tions (red), Q˙/[(kBT )
2/(e2RT )]. The latter quantity is nat-
urally always negative with the value Q˙ = −IV/2. The
parameters of the system are kBT/EC = 0.025, eV/EC =
0.1, 0.3, 0.5, 0.7, 0.9, 1.1, 1.3, 1.5, 1.7 for curves with cooling
maxima in the black curves shifting from right to left. Above
this value of voltage, the achievable cooling power diminishes
quickly. The dashed horizontal line is the analytic prediction
of the optimum cooling power, Eq. (3).
Further in the two-state approximation, the total dissi-
pation in the biased device, P ≡ −2Q˙ = −2Q˙+ − 2Q˙−
equals IV , independent of the gate position. In an arbi-
trary position within the given gate interval the cooling
power of each side of junction 1 is given by
Q˙1 = p(0)Q˙
+ =
1
2
I
e
∆E+. (5)
Here I = eΓ+Γ−/[Γ+ + Γ−] is the current through the
single-electron transistor.
Within the same approximation the efficiency of the
cooler obtains a natural value
η =
Q˙1
IV
=
1
2
∆E+
eV
(6)
for one side of the cooling junction, and twice this value
for the entire cooling junction. At the optimum working
point of Eq. (4), we have ηopt = kBT/eV .
Pure numerical evaluation of the equations above in
the general situation, not limited to two charge states
only, is straightforward. The resulting cooling powers,
still assuming equal temperature to all the electrodes,
are given in Fig. 2 for a realistic set of parameters. The
optimum cooling power in the two-state model, Eq. (3),
is shown by the dashed line, and it compares favourably
with the numerically obtained peak cooling power.
We next consider the influence of the higher-order pro-
cesses on cooling in this device. The heat current by
3cotunneling can be obtained by appropriately adapting
the corresponding rates of charge transport [10, 12]. We
may thus write the ”cooling power” by cotunneling for
instance in the electrodes ` = 1, 2 attached to the first
junction [` = 1 for the external lead connected to junc-
tion 1, ` = 2 for the electrode connected to junction 1 on
the island] as
Q˙c.t.` (n) =
1
2pi~
(
RQ
RT
)2
∫
d1d2d3d4(−1)`−1`f(1)[1− f(2)]f(3)[1− f(4)]×( 1
2 − 1 + ∆E+1 (n)
+
1
4 − 3 + ∆E−2 (n)
)2
δ(eV + 1 − 2 + 3 − 4). (7)
Here RQ = ~/e2 ' 4.1 kΩ. The integrals over three of the four energies can be done analytically, and the remaining
one reads
Q˙c.t.` (n) = −
1
4pi~
(
RQ
RT
)2
∫
d
eV + 
1− e−β(eV+)
2
1− eβ
( 1
−∆E+1 (n)
− 1
+ ∆E−2 (n) + eV
)2
(8)
for both ` = 1 and ` = 2.
At zero temperature, for the Coulomb blockade condi-
tions, eV  ∆E+1 (0),∆E−2 (0), we obtain
Q˙c.t.` = −
1
48pi~
(
RQ
RT
)2
( 1
E1
+
1
E2
)2
(eV )4. (9)
Here, E1 ≡ ∆E+1 (0) and E2 ≡ ∆E−2 (0) if the single-
electron tunneling is pinched-off by the first junction
(n = 0 state dominates). The quantity in Eq. (9) is
always negative, i.e cotunneling results in heating, which
is naturally small for RT  RQ and small values of V .
Next we analyze the most relevant regime close to the
optimum cooling bias for junction 1, when βE1 ∼ 2, while
E2 ∼ EC  β−1, E1, and eV  β−1, E1. Then the term
with E1 in the denominator dominates Eq. (9), i.e., the
cotunneling goes predominantly through one intermedi-
ate charge state (E1), making it possible to simplify the
equations by neglecting the processes through the other
charge state, with energy E2. On the other hand, de-
scription of cotunneling in the regime with βE1 ∼ 2 is
complicated by the fact that for such a small charging
energy barrier, sequential ”first-order” classical tunnel-
ing over the barrier cannot be clearly separated from
the cotunneling, which is the ”second-order” tunneling
through the barrier (cf. Fig. 1). In general, coexistence
of the tunneling events of different order requires taking
into account the non-perturbative effect of broadening of
the charge states by tunneling [13]. In the situation of
the optimum cooling bias, eV  β−1, E1, the broadening
of the relevant charge state E1 is dominated by tunneling
in the second junction.
Quantitatively, employing the usual tunnel Hamilto-
nian HT , we can express the average of the cooling power
Q˙1 as
〈Q˙1〉 = 〈U†(t)Q˙1(t)U(t)〉 , U(t) = T exp{−i~
∫ t
dt′HT (t′)} .
(10)
Here the time dependence of all operators is due to the
charging energy of the transistor and internal energy of
the electrodes, the average 〈...〉 is taken over the as-
sumed equilibrium state of the electrodes, T denotes
time-ordering, and, in the standard notations,
Q˙1 =
i
2~
∑
k,p
(k − p)[t(1)kp c†kcp − h.c.] , HT = H1 +H2 ,
where H2 =
∑
q,l[t
(2)
q,l c
†
qcl+h.c.], and a similar expression
for the tunneling Hamiltonian H1 of the first junction.
In the regime described qualitatively above, Eq. (10)
can be evaluated expanding the evolution operator U(t)
to the lowest power in H1, but summing the main terms
that correspond to broadening of E1 to all powers in H2.
(In this calculation, we allow the two junction conduc-
tances G1,2 = 1/RT1,2 to be in general different.) This
gives, dropping 〈...〉 out for simplicity in notation,
Q˙1 =
G1
2pie2
∫
d
2
1− e−β=m(Σ
∞
n=0
ξn
(+ E1 + i0)n+1
) ,
where
ξ =
~G2
2pie2
∫
d′
′
1− e−β′
1
+ ′ − eV + i0 .
The real part of ξ contributes to the tunneling-induced
shift of the energy of the intermediate charge state.
Incorporating it into the actual energy of this state:
E1 → E, one is left with the broadening of this state
4by the imaginary part of ξ
=m ξ = ~G2
2e2
eV − 
1− e−β(eV−) ≡ γ() , (11)
i.e., the level is broadened to the width γ which coincides
with the half of the tunneling rate in the second junction
at bias eV − . Taking into account that βeV  1, one
obtains then the following final expression for the cooling
power:
Q˙1 =
~G1G2
4pie4
∫ eV
−∞
d
2
1− e−β
− eV
(+ E)2 + γ2()
. (12)
In the limit of interest, eV  γ, β−1, E, the energy
dependence of γ can be neglected, γ = γ( = 0) =
~G2V/2e, and the integral in Eq. (12) can be evaluated
in terms of the digamma function ψ(z) as
Q˙1 =
~G1G2
2pie4
[eV E(ln
βeV
2pi
− 1)− (eV )
2
4
] + (13)
G1
4e2
{ 2
pi
=m[(E − iγ)2ψ(β(E + iγ)
2pi
)]− E2 − 2β−1E + γ2}.
This result is plotted in Fig. 3. For γ → 0, Eq. (13)
reproduces the classical result of Eq. (2), Q˙1 =
(G1E
2/2e2)/(eβE − 1) which also closely approximates
the top numerical curve in Fig. 3. We see, both from
Eq. (13) and Fig. 3 that the effect of the higher-order tun-
neling processes on cooling includes direct cotunneling-
induced heating (the first line in Eq. (13)) and broaden-
ing and suppression of the classical cooling peak by the
level width γ (the second line). Direct cotunneling heat-
ing is small as long as γ  (eV β2)−1, while the broad-
ening is almost negligible for βγ < 0.1. Elsewhere in this
paper we assume that these conditions are satisfied and
we can use the classical description of cooling.
Next we turn to the practical realization of the cooler.
In general, the cooling effect (temperature drop) is unno-
ticeable in a standard single-electron transistor, because
the lead electrodes are reservoirs thermalized by large
volume and by effective heat conduction near the junc-
tion, and, on the other hand, the total power on the
island is positive. However, it is quite straightforward to
realize a configuration, where the charge and heat cur-
rents separate effectively. The most obvious way to do
this is to replace parts of the normal electrodes by super-
conductors (forming Andreev mirrors with direct metal-
to-metal contacts) that efficiently isolate the cooled areas
without influencing the relevant charge transport in the
cooler [14–16]. This can be done by splitting the island
into two halves, and by interrupting one or both the leads
this way, see the lower inset in Fig. 4. In this configura-
tion it is more practical to cool and monitor the normal
section of the lead outside the transistor island. This
makes the thermometry, e.g. by tunnel spectroscopy,
and other measurements straightforward, because then
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FIG. 3: The total power Q˙1 as a function of the charging
energy barrier E for tunneling in this junction, for several
values of γ, the energy width of the intermediate charge state
created by tunneling in the second junction. From top to
bottom, βγ = 0.03; 0.1; 0.3; 0.6; 1.0. For all curves, the bias
voltage is βeV = 20. The dashed red line is the ideal classi-
cal cooling power. The plot illustrates increasing cotunneling
contribution to heating in junction 1 and the simultaneous
broadening of the classical cooling peak with increased width
γ.
the potential of the cooled area does not vary in response
to individual tunneling events.
The fundamental limitation of the performance of the
SET cooler in terms of the minimum temperature is given
by the temperature T2 of the ”hot” junction. The cool-
ing of junction 1 (at temperature T1) diminishes, as more
charge states become available due to tunneling in the
higher temperature junction, and eventually there will
be power IV/4 deposited to all the four electrodes when
the Coulomb effects become negligible. Naturally this is
not the only limitation on cooling, other mechanisms in-
clude heat load from the phonon bath and through the
superconducting lead to the cooled area, but the latter
contributions can be made small by operating at low tem-
peratures and by proper choice of the geometries of the
device. The second inset in Fig. 4 shows as an example
a set of cooling powers of junction 1 at various values
of T1  T2, plotted again as a function of gate volt-
age at a fixed bias voltage V . Naturally the power gets
smaller on reducing T1 because of the backflow of heat
from the hot bath, and since the (cooling) current of the
device decreases on decreasing T1. The main frame of
Fig. 4 shows the ultimate achievable temperature reduc-
tion (T1/T2)min as a function of T2, given by the mini-
mum value of T1 where the cooling power gets positive
values at the optimum point. We see that temperature
reductions by an order of magnitude seem feasible from
5this point of view.
Finally we give a few practical remarks. It is favourable
to increase the value of EC as high as is practical in or-
der to keep the device in the SET regime with just two
charge states. With the conventional metallic realization
of the circuit, values of EC/kB ∼ 1−3 K can be achieved
in a single-electron transistor whose island is several µm
long. This, in turn, allows for the insertion of the super-
conducting mirror and sufficient volume near junction 2
on the island to avoid excessive overheating. To make
these arguments more concrete, we consider the various
heat currents briefly. When a superconducting Al wire is
longer than ∼ 1 µm, the adjacent island is better coupled
to the phonon bath than through the wire electronically
at operating temperatures ∼ 100 mK, as was demon-
strated in Ref. [16]. Thus the cooling properties are not
much affected by the heat leak through the Al wire. We
equate the ideal cooling power (3), and the standard heat
load ΣV(T 5p−T 5) from the phonons, where TP is the tem-
perature of the phonon bath, Σ = 2× 109 WK−5m−3 for
copper as the normal metal [1], and V = 10−21 m3 is the
volume of the cooled electrode. With these parameters,
it should be possible to reach T1 as low as 10 mK with
RT = 1 MΩ at the bath temperature of Tp = 50 mK. On
the other hand, the island near junction 2 would warm
up to a temperature T2 ' [P/(ΣV2)]1/5, where P ' IV/2
is the Joule power due to dissipative tunneling in junc-
tion 2 and V2 is the volume of the normal island near this
junction. We obtain T2 ∼ 100 mK, still compatible with
T1 = 10 mK based on Fig. 4. The cotunneling heating
is low when eV is chosen properly (at such low temper-
atures the V dependence of cooling is weak even below
eV = 0.1EC).
In summary, we have proposed and analyzed a new
low temperature electronic cooler based on an adjustable
Coulomb gap in a single-electron transistor.
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